Output Filter Impedance Design - 3E POL Regulators
Introduction

In this application note Output Filter Impedance Design aspects and guidelines of 3E Point of Load Regulators are discussed and presented.

Abstract

The 3E Digital products can be configured, controlled and monitored through a digital serial interface using the PMBus™ power management protocol.

This application note provides information on how to design the output filter impedance of 3E POL regulators.

This application note applies to the following products:
BMR450
BMR451
BMR461
BMR462
BMR463
BMR464
BMR465
BMR466
BMR467
## Contents

### Introduction  
2

### Component Characteristics  
4
  - Definitions  
  4  
  - Ceramic Capacitors  
  4  
  - Bulk Capacitors  
  5  
  - Ferrite Beads  
  5

### Output Filter Impedance Aspects  
6
  - Paralleling of Capacitors  
  6  
  - Impedance of a Ceramic Capacitors  
  6  
  - Control Loop versus Output Impedance  
  6

### Output Filter Impedance Design  
8
  - Mixing of Ceramic Capacitors  
  8  
  - Mixing of Ceramic and Electrolytic Capacitors  
  8  
  - Placement of Ceramic and Electrolytic Capacitors  
  8  
  - Model of POL’s Output Impedance  
  9  
  - Recommended Design Flow  
  10  
  - Validation  
  11
Component Characteristics

In general, any type and model of bulk and decoupling capacitors can be used for your loop compensation and output impedance design of the POL. However, in this application note the number of models and types has been limited to a small value by selection. Our recommendations are based on these selections. By looking into your specific vendor’s datasheet you should still be able you use the method described in later sections of this application note.

Definitions

In this document we will use the following definitions:

**Bulk Capacitors**: Decoupling capacitors which carries the larger amount of energy needed for the low-frequency portion of the filter.

**Ceramic Capacitors**: Decoupling capacitors which take care of the high-frequency filtering.

Ceramic Capacitors

In this application note, Murata’s ceramic capacitor datasheet, tools and models will be referenced.

**DC Derating of Capacitance Value**

Ceramic capacitors suffer from DC bias derating, i.e., the effective capacitance decreases with DC voltage applied to the capacitor as seen in Figure 1. In order to get a proper small signal model for the control loop design one have to use the derated capacitance value, i.e., use the derated value at the output voltage operating point. It should be noted that the DC derating does not add to the component tolerance uncertainty, since the output voltage is regulated to its configured level, which can be regarded as constant.

**Temperature Derating of Capacitance Value**

Another uncertainty that the designer has to consider is temperature derating of the capacitance as shown in Figure 2. This derating value has to be added to the normal component tolerance.

**Frequency Dependency of ESR Value**

The Equivalent Series Resistance (ESR) of a ceramic capacitor is varying with frequency, often several tens of times in size. The value the designer should use in the control loop design is the value that is valid in the frequency range of the control loop bandwidth. The area to find this value is indicated in Figure 3. This parameter is identified as the *Loop-ESR*. As a rule of thumb the maximum available control loop bandwidth is $f_s/10$, where $f_s$ is the switching frequency.

The ESR value that one should use in output impedance design is the ESR at the resonance frequency, i.e., the minimum value of in the curve in Figure 3 above. This parameter is identified as the *Resonance-ESR*.
 Bulk Capacitors
In this application note, Sanyo’s electrolytic capacitor data sheet and models will be referenced.

Electrolytics are often used as bulk capacitors, i.e., the energy reservoir for the power delivery system delivering power during load transients.

The bulk capacitors suitable for decoupling of switched mode power stages should have low ESR, i.e., in the range of 5 - 50 mΩ.

DC and Temperature Deratings of Capacitance Value
OS-CON and POS-CAP are two technologies that are highly suitable as bulk-capacitors. Both types are very temperature stable - the capacitance change over the whole operating temperature range is less than 10%. This is significantly better than for ceramic capacitors as seen in Figure 4.

POS-CAP and OS-CON comes in many different series. The POS-CAP TPF series, and the OS-CON SVPE and SVPC series are the recommended series, since low ESR is preferable. This is due to the fact that a lower ESR is more efficient than a larger capacitance when it comes to reducing load transient deviations.

Example
For a certain design the following two types of output filter solutions are compared:

<table>
<thead>
<tr>
<th>Type</th>
<th>Capacitance Value</th>
<th>ESR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type 1</td>
<td>470 µF/10mΩ</td>
<td></td>
</tr>
<tr>
<td>Type 2</td>
<td>1500 µF/20mΩ</td>
<td></td>
</tr>
</tbody>
</table>

The resulting low-to-high and high-to-low load transient responses are presented in Table 1.

<table>
<thead>
<tr>
<th>Filter Type</th>
<th>Output Voltage Deviation Load Transient (low-to-high/high-to-low) [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>105/112</td>
</tr>
<tr>
<td>2</td>
<td>107/116</td>
</tr>
</tbody>
</table>

Table 1 Output filter voltage deviation in case of low-to-high load transients

As seen, even if the capacitance value is made three times lower and the ESR is two times lower the load transient performance remains very much the same.

Ferrite Beads
Ferrite beads can be used as small inductors to form pi-filters. The ferrite beads works like frequency dependent inductance and resistance. It effectively filters high frequency noise while DC current flows easily through the component, with just a few mΩ resistance. By using ferrite beads, high frequency noise from the load can be prevented to enter the POL product and/or another load which is connected to the same POL product

In the following, ferrite beads will however not be included in this application note.
Output Filter Impedance Aspects

Paralleling of Capacitors
When a couple of capacitors are paralleled the capacitor model’s complexity does not change (as long as identical capacitors are used), i.e., the number of poles and zeros are unchanged.

The impedance, \( Z(s) \), of \( N \) identical capacitors, each with capacitance value \( C \) and ESR value \( \text{ESR} \), in parallel is shown below.

\[
Z(s) = \frac{1}{\sum_{n=1}^{N} \frac{1}{\text{ESR}_n} + \frac{1}{sC_n}} = \frac{\text{ESR}}{N} + \frac{1}{sCN}
\]

The resulting capacitance is \( NC \). The resulting ESR is \( \text{ESR}/N \). This is exactly what is normally requested: A larger \( C \) and lower ESR.

Looking at the resulting time constant, \( \tau_{\text{Bank}} \), it turns out it is constant and independent on \( N \). That is, it is equal to time constant of the single capacitor, as seen below.

\[
\tau_{\text{Bank}} = C_{\text{Bank}} \cdot \text{ESR}_{\text{Bank}} = NC \cdot \text{ESR}/N = C \cdot \text{ESR}
\]

The two equations above can be used for simplification of models and before entry of input parameters to the Output Filter design in Flex Power Designer.

For example, two pieces of 50uF/20mΩ is equivalent to one piece of 100uF/10mΩ from both \( C \) and ESR perspective and a time constant perspective.

The equations above can be expanded by including the Equivalent Series Inductance, ESL. As shown below, the ESL also gets smaller by the factor of \( N \).

\[
Z(s) = \frac{1}{\sum_{n=1}^{N} \frac{1}{\text{ESR}_n} + \frac{1}{sC_n} + s\text{ESL}_n} = \frac{\text{ESR}}{N} + \frac{1}{sCN} + s \cdot \frac{\text{ESL}}{N}
\]

Impedance of a Ceramic Capacitor
A capacitor have parasitic elements that varies in values with the technologies they are manufactured with, e.g., dielectric, and package.

A ceramic capacitor can be electrically modelled with lumped elements described by the parasitic elements, i.e., the ESR and ESL, and the ideal capacitor. These three elements are all in series, as illustrated in Fig 5. It shall be noted that the ESL and ESR are more dependent on package than on the capacitance value level. This implies that once you have found the capacitance value, you should select the smallest package.

The circuit in Figure 5 forms a series resonance circuit. At low frequencies the component impedance is dominated by the capacitor. At the resonance frequency the impedance is equal to the Resonance-ESR. Above the resonance frequency the impedance is dominated by the ESL. In Figure 6, the impedance as a function of the frequency, \( Z(f) \), of a ceramic capacitor is presented.

This particular capacitor works as a capacitor up to 600kHz, which is, in most cases, well beyond the control loop bandwidth. Hence, the ESL is not needed in the model when designing the control loop. While for output impedance calculations from low frequencies (a few kHz) up to several 100’s of MHz the ESL is required to be included in the model.

Note: Manufacturing vendors of capacitors often provides more advanced Spice models than just this 3 part model.

Control Loop versus Output Impedance
Again, it shall be noted that two different models are needed for output filter design, one for the low frequency control loop design, and one for the high frequency impedance design.

The capacitance value for the control loop model should be the DC-derated nominal value. The ESR for the control loop model should be the Loop-ESR value valid for the frequency range around the filters resonance frequency 10 - 30kHz range as discussed in a previous section.
The ESL is normally only used for higher frequencies during load transients and ripple simulations and impedance design. The effect of the ESL will be visible in PSpice simulations at very high frequencies.

Products on-board capacitor design considerations
The POL itself has an onboard output capacitor, which value can be found in the product’s Technical Specification, known as the *Internal Output Capacitance*. This has to be accounted for when designing your decoupling capacitor bank.

In order to get a higher damping ratio that in turn allows aggressive loop compensation (this is the same as aiming for a lower Q-value of the power train), the output capacitance should be at least 2-3 times the product’s *Internal Output Capacitance*.

In Table 2, an example of the influence of increasing the output capacitance for a BMR 463 product, with 2 pieces of 100μF/5mΩ ceramic output capacitors with optimized load transient configuration in each case, is shown.

<table>
<thead>
<tr>
<th>No. of External Capacitors (100μF)</th>
<th>Power Train Damping Ratio</th>
<th>Load Transient Voltage Deviation [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0.17</td>
<td>385</td>
</tr>
<tr>
<td>2</td>
<td>0.20</td>
<td>209</td>
</tr>
<tr>
<td>4</td>
<td>0.24</td>
<td>173</td>
</tr>
<tr>
<td>6</td>
<td>0.27</td>
<td>133</td>
</tr>
</tbody>
</table>

Table 2 Capacitance influence on Damping Ratio and Output Voltage deviation.

As seen, the damping ratio of the power train is almost doubled, from 0.17 to 0.27, when increasing the external capacitance from 0 to 3 times larger than the *Internal Output Capacitance* (this means 0 or 6 pieces of 100μF/5mΩ capacitors). Thanks to a higher damping, the control loop can be optimized using a more aggressive setting of the PID coefficients (The PID optimization is made by using the Flex Power Designer SW). As a result a significant reduction of the output voltage deviation at a load transient was possible to achieved.

Output Filter Design of BMR product
The BMR product’s output impedance must be included in the output impedance design. The output impedance of the BMR product is dependent of the control loop configuration. Therefore the control loop design will be a part of the output impedance design and vice versa resulting in an iterative design process.
Output Filter Impedance Design

As mentioned earlier, the output filter design includes two parts: Control loop design and Output impedance design. This section will only focus on the output impedance design.

Ideally, the output impedance shall be flat over the whole frequency range. In practice this is not achievable. By following some design guidelines for capacitor selection however, the impedance level most often can be achieved sufficiently good over the frequency range of interest. In the following, such design guidelines are presented.

**Mixing of Ceramic Capacitors**

In many cases you would like to reduce the impedance at higher frequencies. This can be achieved by mixing different values and sizes of the ceramic capacitors over the frequency range of interest. But, then care has to be taken of anti-resonance spikes.

In Figure 7 and 8, an anti-resonance spike at around 150 MHz created from paralleling of one 22nF and one 100pF ceramic capacitor is illustrated. As seen, the anti-resonance spike frequency is found close to the resonance frequency of the 100pF capacitator.

**Guideline for Reduction of Anti-Resonance Spikes**

The most efficient way of avoiding anti-resonance spikes is to use only one type of ceramic capacitor. In order to still keep the output impedance at lowest possible level the maximum capacitance value in a given package size should be used. If two packages offer the same capacitance value, the smallest package shall be used, since the parasitic inductance, ESL, then will be smaller.

If the impedance of the output filter is still too high, you need to use a mix of several ceramic capacitor types.

- Use only one capacitance value per decade
- Select the maximum capacitance value per package size
- Double the number of capacitances of each type between two consecutive types, going from a larger to a smaller package.

**Mixing of Ceramic and Electrolytic Capacitors**

An electrolytic capacitor has not a pronounced series resonance frequency. Therefore its impedance is quite flat over a larger frequency range (still at low frequencies).

Due to the fact that the electrolytic typically operates at a much lower frequency than the ceramic capacitors, it has no effect of the impedance at higher frequencies. Therefore, there is no meaning of mixing different types or sizes of electrolytic capacitors.

**Guidelines**

The recommendation is to use only one type of electrolytic capacitor. Choose the capacitor with minimum ESR value rather than a capacitor with a higher capacitance value, since this will improve the load transient performance.

**Placement of Ceramic and Electrolytic Capacitors**

Placement of decoupling capacitors are in theory quite simple - Place it as close to the consumer load as possible. In practice, it is not so simple. Still some general guidelines can be given.

- Place the capacitors as close as possible to the consumer load.
- Use a mix of different types of capacitors to achieve a flat impedance over the frequency range of interest.
- Double the number of capacitances of each type between two consecutive types, going from a larger to a smaller package.
from the largest bulk capacitors to the smallest ceramic capacitor is presented.

Bulk capacitors OS-CON, POS-CAP
- Delivers power in the frequency range above the loop bandwidth
- Placement: Not so critical but as close to the load as possible.

Large ceramics 1210, 100 µF
- Low-middle frequency range
- Handle ripple current from our module, place close to Power Modules product.

Large ceramics 1206, 0805 22-47 µF
- Middle frequency
- Place within 50 mm from loads outer edge

Small ceramics 0805, 0603, 4.7-10 µF
- Middle-High frequency
- Place within 25 mm from loads outer edge

Smallest ceramics, 0201, 0402 0.47-1 µF
- Placement between the via pads on the opposite side of the load

Example
In Table 3, an example of an output filter design for BMR 463 with internal output capacitance, \( C_o \), equal to 200 µF is presented.

<table>
<thead>
<tr>
<th>Type</th>
<th>Capacitance [µF]</th>
<th># of caps</th>
<th>Total [µF]</th>
<th>capacitance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bulk</td>
<td>470</td>
<td>2</td>
<td>940</td>
<td></td>
</tr>
<tr>
<td>1210</td>
<td>100</td>
<td>5</td>
<td>500</td>
<td></td>
</tr>
<tr>
<td>0603</td>
<td>1</td>
<td>10</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>0402</td>
<td>1</td>
<td>20</td>
<td>20</td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Example - Result from a BMR 463 output filter design.

Model of POL’s Output Impedance
Some ASIC/FPGA vendors’ application notes and impedance calculations tools for power supply filtering require extracted output impedance parameters of the POL. Therefore, the POL’s output impedance has to be included in the output impedance design. In this section, one method to extract the output impedance model of a POL using the Flex Power Designer (called FPD below) is described.

Method
The procedure to extract the POL’s output impedance, and in specific, the inductance \( L_{POL} \) and resistance \( R_{POL} \) (both in series), include the following steps:

1. Enter the POL’s Output Filter parameter in FPD.
2. Design/optimize the control loop parameters (PID_TAPS) using one of the FPD Output Filter wizards/guides according to your design goal.
3. Open and study the Output Impedance plot.
4. From the Output Impedance plot: Take data points at two frequencies, separated as much as possible but well below the resonance peak frequency: The first one decade below the resonance peak, \( f_r \). The other point another decade below, \( f_r' \).
5. Calculate \( L_{POL} \) and \( R_{POL} \) of the POL’s output, using the equations below.

The impedance at each frequency point is related as

\[
\begin{align*}
L_{POL} & = \frac{Z_1^2 - Z_2^2}{4 \pi^2 (f_2^2 - f_1^2)} \\
R_{POL} & = \sqrt{Z_2^2 - 4 \pi^2 I_{POL} f_2^2}
\end{align*}
\]

Example
The following capacitors are located between the POL and the load:

One piece of 470 µF/10 mΩ bulk capacitor at each side of the pi-filter inductance, five pieces of 100 µF/5 mΩ near the POL product, ten pieces of 100 µF/5 mΩ near the load. The filter inductance is estimated to 20 nH with total resistance of 2 mΩ.

After entry in FPD, the output filter shall look like shown in Figure 9.
From the output impedance plot (see Figure 10): At the slope in the left part of the plot, take two data points as long as possible away from each other. First, select the \((Z_1, f_1)\) point well below the resonance frequency and below the frequency where the Typ, Max and Min curves deviates from each other. By doing this, the output impedance extracted will be valid for component torenches as well. The second data point, \((Z_2, f_2)\), is chosen approximately one decade, \(f_2\).

The \(L_{\text{POL}}\) and \(R_{\text{POL}}\) parameter extractions using the selected data points are shown in Figure 11 below.

\[
f_1 = 1366.524 \quad Z_1 = 10^{(Z_{\text{Typ}} - 20)} = 10^{(-55.543/20)} \approx 2.10 \text{m} \Omega
\]
\[
f_2 = 196.772 \quad Z_2 = 10^{(Z_{\text{Min}} - 20)} = 10^{(-69.861/20)} \approx 0.321 \text{m} \Omega
\]

\[
L_{\text{POL}} = \frac{Z_2^2 - Z_1^2}{4\pi^2 (f_1^2 - f_2^2)} \approx 0.244 \mu \text{H} \approx 0.24 \mu \text{H}
\]

\[
R_{\text{POL}} = \sqrt{Z_2^2 - 4\pi^2 L_{\text{POL}} f_2^2} \approx 0.1 \text{m} \Omega
\]

In this example, the extracted output resistance parameter of the POL, \(R_{\text{POL}}\), is approximately 0.1 \(\text{m} \Omega\). Such a low value is normally negligible.

The extracted output inductance parameter of the POL, \(L_{\text{POL}} = 0.24 \mu \text{H}\), is most significant and should therefore be added the ASIC/FPGA vendor’s output impedance calculation tool or to your own simulation tool.

### Recommended Design Flow

As mentioned earlier, the output impedance design is tightly correlated with the control loop design. Therefore the design flow will include both output impedance and control loop design and in an iterative way.

It is recommended to use the ASIC/FPGA vendor’s application notes and impedance calculations tools for power supply filtering. As an alternative, a Spice simulator can be used. Regardless of which simulation or calculation tool used, it will be referred to as the simulator tool in the following.

Below a recommended design flow is described. BMR 462 will be used as a design example.

1. Calculate the energy reservoir needed and choose an appropriate bulk capacitance, \(C_{\text{o, ext}}\), at the output of the BMR 462 product based on that. The selected \(C_{\text{o, ext}}\) shall be greater than the minimum recommended value in the products Technical Specification. If it is, then the default loop compensation parameters can be kept, if wanted.

In this case, we select OSCON SVPC 1200 \(\mu \text{F}\). At this stage, use your simulator tool to check that at the output impedance is below requirement at low frequencies.

2. Now it is time to add ceramic capacitors of the BMR 462 output. At this stage, we introduce the parameter \(n\), which is a real integer number. First, we set \(n = 1\).

3. Then, use the rule of thumb to design the ceramic capacitors. In our case, we start with \(n\) pcs of 100 \(\mu \text{F} in 1210\) package, \(n \times 2\) pcs of 10 \(\mu \text{F} in 0805\) package, \(n \times 2^2\) pcs of 1 \(\mu \text{F} in 0603\) package, and finally \(n \times 2^3\) pcs of 0.1 \(\mu \text{F} in 0402\)

4. Now, perform a new loop compensation design of the BMR 462 in Flex Power Designer. From the Output Impedance plot, extract the low frequency output inductance. In our case, 100nH was extracted.

5. Perform a new impedance simulation using your simulator tool. If the output impedance goal over the desired frequency range is met, then you are done. If not, increase \(n\) by one, i.e. set \(n = n+1\) and perform a redesign from step 3 above.

In our case, \(n\) was selected to 3. That is, the design ended up in:

![Fig 10. Example - Output Impedance plot from Flex Power Designer (FPD) illustrating the data point selections made for the POL’s output impedance calculations.](image)

![Fig 11. Example - Extraction of POL’s output impedance parameters.](image)
- 3 pcs of 100 µF ceramic capacitors in 1210
- 6 pcs of 10 µF ceramic capacitors in 0805
- 12 pcs of 1 µF ceramic capacitors in 0603
- 24 pcs of 0.1 µF ceramic capacitors in 0402

Note 1: If your design goals are still not met, then the bulk capacitance can be increased and/or the mix ceramic capacitor types and number can be tuned.

Note 2: Everytime the number or type of capacitors is updated, the control loop should be redesigned for optimal performance and the output inductance and resistance should be re-extracted.

Validation
In this section, two output filter impedance design examples are presented. The validation has been done with Spice simulations using capacitor suppliers’ simulation models available from the suppliers’ web sites.

Validation Example 1 - Rule of Thumb
The selected product is BMR 462. The design requirement is maximum 20mΩ upto 100 MHz. The design results following Recommended Design Flow in previous section is presented in Table 4.

<table>
<thead>
<tr>
<th>Type</th>
<th>Value [µF]</th>
<th>No. of Capacitances</th>
<th>Total capacitance [µF]</th>
<th>Total Capacitance @ 1V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bulk</td>
<td>1200</td>
<td>1</td>
<td>1200</td>
<td>1200</td>
</tr>
<tr>
<td>1210</td>
<td>100</td>
<td>1</td>
<td>100</td>
<td>95</td>
</tr>
<tr>
<td>0805</td>
<td>10</td>
<td>5</td>
<td>50</td>
<td>47.5</td>
</tr>
<tr>
<td>0603</td>
<td>1</td>
<td>10</td>
<td>10</td>
<td>9.5</td>
</tr>
<tr>
<td>0402</td>
<td>0.1</td>
<td>11</td>
<td>1.1</td>
<td>1.1</td>
</tr>
</tbody>
</table>

Table 4 Example 1 - Rule of Thumb design of BMR 462 output filter impedance.

The validation was performed in a PSpice simulator. The results is shown in Figure 12.

Validation Example 2 - Design for flat output impedance
The selected product is the same as in Example 1, i.e. BMR 462. The design results following Rule of Thumb in previous section is however not flat enough, or in other word, the output impedance is unnecessary low in the 1 -10 MHz frequency range. Goal target is to keep the impedance just below 10mΩ in the 1 - 10 MHz frequency range. This will give us some margin to the 20 mΩ requirement. By reduction of the number of ceramic capacitors this should be possible to achieve.

By manual work, the optimized result in Table 5 was found.

<table>
<thead>
<tr>
<th>Type</th>
<th>Value [µF]</th>
<th>No. of Capacitances</th>
<th>Total capacitance [µF]</th>
<th>Total Capacitance @ 1V</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bulk</td>
<td>1200</td>
<td>1</td>
<td>1200</td>
<td>1200</td>
</tr>
<tr>
<td>1210</td>
<td>100</td>
<td>1</td>
<td>100</td>
<td>95</td>
</tr>
<tr>
<td>0805</td>
<td>10</td>
<td>6</td>
<td>60</td>
<td>57</td>
</tr>
<tr>
<td>0603</td>
<td>1</td>
<td>12</td>
<td>12</td>
<td>11.4</td>
</tr>
<tr>
<td>0402</td>
<td>0.1</td>
<td>24</td>
<td>2.4</td>
<td>2.28</td>
</tr>
</tbody>
</table>

Table 5. Example 2 - Result from a BMR 462 output filter design optimization for a flat impedance below 20mΩ in the 100 Hz - 100 MHz frequency range.

The validation was performed in a PSpice simulator. The resulting output impedance is shown in Figure 13.

As seen, the impedance is still below 20 mΩ in the whole frequency range, but the impedance level is increased somewhat in the 1 - 10 MHz region as requested. Hence the design goal is met, achieved with a smaller amount of ceramic capacitors.
Formed in the late seventies, Flex Power Modules is a division of Flex that primarily designs and manufactures isolated DC/DC converters and non-isolated voltage products such as point-of-load units ranging in output power from 1 W to 860 W. The products are aimed at (but not limited to) the new generation of ICT (information and communication technology) equipment where systems’ architects are designing boards for optimized control and reduced power consumption.