Parallel Operation with Load Sharing - 3E Point of Load Regulators
Introduction

A current sharing group is two or more modules operating in parallel at the same frequency - that is their outputs are connected together and interleaved to multiply the ripple frequency by the number of paralleled devices. Paralleling modules in this manner has the added benefits of reducing the input filter stress, distributing the converter thermal load, reducing volume and weight and many other advantages.

Throughout this application note, the devices forming a current sharing group are sometimes referred to as phases. For example, a current sharing group of three paralleled devices typically has three phases. However some products are dual phase devices rather than single phase. A current sharing group of three such devices will have six phases in total. Regardless of the total number of phases, the current sharing group as a whole may also be referred to as a parallel rail.

Abstract

The 3E Digital products can be configured, controlled and monitored through a digital serial interface using the PMBus™ power management protocol.

This application note provides information on how to parallel two or more 3E POL regulators.

The most common reason for paralleling Board Mounted Power Supplies is either to increase the power output capability above the rating of a single product or to provide redundancy so that a single product failure will not affect the system operation.

Other reasons for using products in parallel include distribution of thermal heat load over a larger board area and reducing the number of different product types used in a system design by implementing higher power requirements using products with lower output power in parallel.

This application note applies to the following products:
BMR 463
BMR 464
BMR 465 (dual phase)
BMR 466
BMR 467 (dual phase)
Contents

Introduction 2

Paralleling Features & Philosophy 4
- Master and Slaves Over the GCB Bus 4
- Introducing the GCB Bus 4
- Master and Slaves 4

Active Droop Current Sharing 4
- Understanding Droop 4
- Current Sharing Algorithm 5
- Current Balance Accuracy 6

Automatic Phase Distribution 6
- Common SYNC Clock 6
- Phase Distribution 6

Turn-On and Turn-Off 6
- Ramp Synchronization 7
- Minimum Duty Cycle 7
- Ramp Behavior 7
- Ramp Time Accuracy 8

Fault Handling 8
- Faults and Master/Slaves 8
- Faults and SYNC Clock 8

Phase Add/Drop 8
- Phase Drop 8
- Phase Add 9
- Dropped Phase and SYNC Clock 9
- Output Voltage at Phase Add/Drop 9

Voltage Tracking 10
- Adaptive Deadtime 10
- NLR Threshold Scaling 10
- DLC Result Scaling 10
- Control Loop Design 10

Paralleling with Flex Power Designer 12
- Introduction 12
- Creating a Parallel Rail 12
- Paralleling Made Simple 13

Layout Considerations 14

Appendix 1: Parallel Settings Automatically Configured by Flex Power Designer 15

Appendix 2: Parallel Command Reference 17
- GCB_CONFIG 17
- ISHARE_CONFIG 18
- USER_CONFIG 18
- MFR_CONFIG 19
- MISC_CONFIG 20
- DEADTIME_CONFIG 21
- DEADTIME 21
- VOUT_COMMAND 21
- VOUT_TRIM 21
- VOUT_CAL_OFFSET 21
- VOUT_DROOP 22
- TON_DELAY 23
- TOFF_DELAY 23
- TON_RISE, TON_FALL 23
- FREQUENCY_SWITCH 23
- ON_OFF_CONFIG 23
- OVUV_CONFIG 24
- POWER_GOOD_DELAY 24
- AUTO_COMP_CONFIG 24

Appendix 3: Layout Considerations 14

Appendix 4: Flex Power Designer 15
Paralleling Features & Philosophy

Operation of modules in parallel requires reconfiguration using the PMBus. During operation of the modules however, the PMBus is not used for current sharing related communication. Thus unless needed for control or monitoring, a PMBus connection is not required for current sharing operation if the modules have already been properly reconfigured.

Master And Slaves Over The GCB Bus

Introducing the GCB (Global Communication Bus) Flex modules have a dedicated single wire serial bus (GCB bus) to synchronize and communicate real-time events. This is an internal bus, such that it is only connected across modules and not the PMBus system host. GCB addresses are assigned on a rail level, i.e. modules within the same current sharing group share the same GCB address. Addressing rails across the GCB is done with a 5 bit GCB ID, yielding a theoretical total of 32 rails that can be shared with a single GCB bus. Ensure that the GCB signal integrity is maintained when using a large product count, see rise time formula in the product’s Technical Specification.

During GCB events, all modules will receive messages; however, only those modules configured to respond will do so. GCB products can also transmit events if their programmed algorithm requires inter product communication. Some examples include current sharing, fault spreading, sequencing, broadcast margin and broadcast enable. Multiple current sharing groups and power rails can communicate over the same GCB bus.

Master and Slaves

At a high level, current sharing is a group of modules with their outputs tied together to form a single rail. The modules, acting as shared phases, require one device to act as a master to continuously broadcast its output current to the other slave devices over the GCB bus. The master device is the module with assigned position 1, whereas the slave devices are assigned positions 2, 3, 4,... etc. When a slave device receives the output current from the master, it trims its output voltage up or down until all devices in the group supply the same current to the load.

Each device in a current sharing group must be of the same product model. See each product’s Technical Specification for the maximum number of modules in a current sharing group.

Active Droop Current Sharing

Current sharing with digital power has its share of advantages, but to understand this it is worth revisiting the fundamentals of current sharing and droop.

Understanding Droop

In most load-sharing applications, there needs to be a way for the individual phases to share load in proportion to their capacity. Ideally, the voltages across phases would operate at exactly the same voltage at all times. In practice though, manufacturing variations and the board design can lead to small differences in the actual output voltage. These small differences, when applied to regulators operating in parallel, creates current loss where a regulator with a higher voltage is supplying current to the other regulator(s). Figure 2 shows a simple example where one voltage source has a slightly different voltage by 5 mV, which causes a current imbalance of over 4 Amps.
Even if the regulators themselves are outputting the same voltage, there could be components between the regulator and the load that create variations of the ‘loadline resistance’, which also create a current imbalance. This can be due to the board layout, current-sense resistor differences, etc. Figure 3 shows another simple example where a small difference in the loadline creates a current imbalance of nearly 4 Amps.

Across a range of loads, these imbalances change and can be visualized by plotting the individual loadlines (or droop) of each phase.

Because the modules can sense their output voltage and output current while communicating with each other over the GCB bus, they can dynamically trim the output to reduce current imbalances, leading us to “Active Droop Current Sharing”.

Current Sharing Algorithm
A specific droop is set based on the application. The droop is set to the same value for each device in the group - that is you assume that the loadline is the same across all phases. Figure 4 shows an example where each device’s droop, or loadline, was set to 1 mV/A. Note that the graphs and the x axis represent the individual loadline of each device, not the loadline of the group. Due to differences in layout and component variances the actual loadlines contain slope differences and lead to a current imbalance; they are exaggerated in this example.

The minor imbalance results in each phase contributing an unequal portion of the load current. With Active Droop Current Sharing, the imbalance is detected as the Master’s load current is broadcast and each Slave’s reference voltage is trimmed up or down until all products in the group carry an equal portion of the load current:

\[ V_{\text{Member}} = V_{\text{OUT}} + \text{Droop}_{\text{Phase}} \times (I_{\text{Reference}} - I_{\text{Member}}) \]

This effect is shown in Figure 5. Notice in this case the Master initially sourced the majority of the load current. Each Slave’s reference voltage was trimmed in the positive direction until all phases source equal current to the load.

Current sharing equilibrium is shown in Figure 6 with a singular loadline being plotted that represents the actual static response for the sharing group. This loadline is maintained even when phases are added or dropped.
Each phase carries 38.16 A. Loadline is equal to configured Actual Current Share Loadline per Phase = 1 mV/A.

<table>
<thead>
<tr>
<th>Vout</th>
<th>0.50</th>
<th>0.55</th>
<th>0.60</th>
<th>0.65</th>
<th>0.70</th>
<th>0.75</th>
<th>0.80</th>
<th>0.85</th>
<th>0.90</th>
<th>0.95</th>
<th>1.00</th>
<th>1.05</th>
<th>1.10</th>
<th>1.15</th>
</tr>
</thead>
<tbody>
<tr>
<td>Iout</td>
<td>5</td>
<td>10</td>
<td>20</td>
<td>25</td>
<td>30</td>
<td>35</td>
<td>40</td>
<td>45</td>
<td>50</td>
<td>55</td>
<td>60</td>
<td>65</td>
<td>70</td>
<td>75</td>
</tr>
</tbody>
</table>

The actual phase offset is represented by a 4 bit binary number, which provides 16 possible offset values in 22.5° steps. The real phase displacement will be rounded to the closest 22.5° increment. The actual offsets for the 3-phase rail are in Table 1, and all possible phase displacements are shown in Figure 7.

In cases where a parallel rail shares the SYNC clock with other rails (single or parallel), one may want to customize the default phase offsets by using the INTERLEAVE command. Flex Power Designer makes phase spreading easy to customize and visualize. See application note AN309 for more details.

### Current Balance Accuracy

The actual current supplied by each module in a sharing group in steady state will not always be equal due to the current monitoring accuracy. The current monitoring accuracy (see Technical Specification for each product) in turn will depend on the trimming of each device in production as well as varying with operating conditions such as input voltage, output voltage and temperature.

The products have been designed to operate beyond rated output current in order to support 100% of rated output current from each device in a sharing group (e.g. three 40 A devices in parallel support 120 A output current). However the current monitoring accuracy should be taken into account when considering the thermal operating conditions of a current sharing group.

### Automatic Phase Distribution

**Common SYNC Clock**

As mentioned earlier, a current sharing group requires a common SYNC clock across all phases, as shown in Figure 1. This SYNC clock can be provided internally by one of the devices in the group (typically the master device but can also be one of the slave devices) or by an external source. For some products the SYNC output can be configured as open-drain as an option (otherwise push-pull). All other devices connected to the SYNC source must be configured as SYNC inputs. If using an external source, the switching frequency of each device must be configured to the same nominal value as the external source.

**Phase Distribution**

A current sharing group’s phases are autonomously distributed evenly over a maximum phase offset of 360°. By default the phase offset of the Master is 0°. For example, if we evenly distribute the phase offsets of a 3-phase current sharing group (shown in Figure 1), the offset of the phases will ideally be 0°, 120° and 240°.

The actual phase offset is represented by a 4 bit binary number, which provides 16 possible offset values in 22.5° steps. The real phase displacement will be rounded to the closest 22.5° increment. The actual offsets for the 3-phase rail are in Table 1, and all possible phase displacements are shown in Figure 7.

In cases where a parallel rail shares the SYNC clock with other rails (single or parallel), one may want to customize the default phase offsets by using the INTERLEAVE command. Flex Power Designer makes phase spreading easy to customize and visualize. See application note AN309 for more details.

<table>
<thead>
<tr>
<th>Position</th>
<th>Ideal Offset</th>
<th>Actual Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0°</td>
<td>0°</td>
</tr>
<tr>
<td>2</td>
<td>120°</td>
<td>112.5°</td>
</tr>
<tr>
<td>3</td>
<td>240°</td>
<td>247.5°</td>
</tr>
</tbody>
</table>

Table 1. Ideal vs actual phase offset.

### Turn-On and Turn-Off

Turn-on and turn-off of a current sharing group can be controlled in two ways.

1. CTRL pin. The CTRL pin of all devices in the current sharing group should be connected and be controlled from the same source.
2. PMBus enable. Sending a PMBus Enable or Margining command (OPERATION) to any of the devices in the group will enable the whole group, as the device will ‘broadcast’ an enable signal to the other devices over the GCB bus as shown in Figure 8.
For PMBus enable and margining, the devices must be set to Broadcast Enable and Margining (registers MISC_CONFIG/GCB_CONFIG or GCB_GROUP command depending on product), which is automatically set when using the Flex Power Designer software.

Ramp Synchronization
During turn-on and turn-off the voltage ramps of each phase are synchronized to start at the same time. This ensures that inter-phase circulating currents are minimized. Each module contains a separate digital controller that executes firmware. The individual controller firmware requires synchronization prior to ramp events. This is accomplished by forcing the Master device to wait at least one additional firmware cycle during ramping events by configuring it to have additional TON_DELAY time and TOFF_DELAY relative to the group Slaves. This additional delay is automatically set when using Flex Power Designer.

Note: The BMR465 & BMR467 products do not require these additional TON/OFF_DELAY times. (The Master and Slaves will still be synchronized.)

When the sharing group receives a CTRL pin or PMBus enable, the Slaves initialize their registers but wait for the Master to send a message before enabling. Once the Master phase completes it transmits a GCB Ramp Flag and all products of the group produce a sequenced PWM and begin their soft-start. Timing diagram shown in Figure 9.

Minimum Duty Cycle
Each module contains its own controller. To ensure that each controller produces an identical pulse width at turn-on the products must be configured for minimum duty cycle (register USER_CONFIG). This starts each device in the group with the same initial pulse width. The actual configured rise time is conserved as shown in Figure 10.

The magnitude DV in the beginning of the ramp caused by the minimum duty cycle will increase with input voltage and switch frequency. The inrush current through the inductors may in some applications cause a small distortion in the beginning of the ramp as shown in Figure 11.

Ramp Behavior
The products use a unique ramping algorithm in current sharing configuration that results in near perfect current sharing while ramping. This is accomplished by deriving different control loop settings for ramping than those used for steady-state operation. The settings for ramps are not user configurable. The ramp control loop settings are derived from the configured rise/fall time, input voltage, output voltage and switching frequency. During ramp the loop bandwidth is intentionally set to a very low value so response to transients will be limited. The user should limit dynamic loading while ramping.

The devices will switch to the configured control loop settings at the moment when the PG (power good) signal is asserted. The user has control over the
switch over by configuring the PG delay. While ramping down, the switchover takes place just before the TOFF delay timer starts.

For BMR 463/464/466 products variants which have DLC (Dynamic Loop Compensation) measurement after ramp-up completed, the resulting compensation solution will be transmitted over the GCB bus so that each product in the group has the same compensation settings.

Ramp Time Accuracy
The unique ramping algorithm used in current sharing restricts the rise and fall times to a maximum value. The low bandwidth ramp technique also limits the resolution of the rise and fall times. The maximum limit and the resolution will depend on the configured switch frequency, input voltage and output voltage.

When using the Flex Power Designer, the rise and Fall time maximum limits are automatically handled and the resolution is calculated. Figure 12 examplifies how the actual ramp time due to the limited resolution is displayed, based on the desired set value entered by the user.

Fault Handling

Faults and Master/Slaves (BMR463/464/466)
If one or more devices in a current sharing group fail, the remaining devices will continue to operate, and the device with the next lowest position becomes the new master. Automatically adding back faulted devices into the group, i.e. restarting of individual devices in the group due to a fault is not supported. If the devices in the group have one or more fault responses configured for restart (which is the default setting), a synchronized restart of the whole group will occur only after all devices have shut down due to faults.

If the master device faults and shuts down, a time of approximately 30 ms must pass after PG deassertion of the failed master devices, before the remaining devices can be disabled. If the remaining devices are disabled too quickly, they would stay active despite enable signal set to disable (if they can support the current). This is due to a slave device being in a wait state when transitioning from being a slave devices to becoming the new master device.

Faults and Master/Slaves (BMR465/BMR467)
If one or more devices in a current sharing group get a fault, all the devices in the group will shut down automatically through GCB communication. A common connection of the FAULT pin of all devices in the group ensures a fast shutdown of each device’s power stage, overcoming the latency related to the GCB communication.

Note that automatic restart after fault (“hiccup” mode) is not supported for BMR465/BMR467 current sharing groups. The fault response will be immediate and definite shutdown regardless of the response settings used.

Faults and SYNC Clock
A device (either current sharing master or slave) that is configured to source the SYNC clock will continue to supply the clock if it faults, even though it’s output has become inactive.

Phase Add/Drop (BMR 463/464/466 only)
When devices are configured in a current sharing group, individual phases are capable of (dynamically) dropping out and adding back to the group. Phases are typically dropped or added to improve efficiency or to process a fault. Phases can be added or dropped on the fly using a separate power management host controller by invoking the PHASE_CONTROL command (and setting Phase Control Select in the MISC_CONFIG command to use the PHASE_CONTROL command).

Even though a dropped device stops switching the operation status of the device will be Enabled and the duty cycle read (command READ_DUTY_CYCLE) will be unchanged.

Phase Drop
If the dropped device was the group Master a new master will be reassigned based on the lowest sharing group position number of the existing operational devices. If the dropped device was supplying the SYNC clock it will continue to do so. The angular offset relative to the SYNC clock is defined by the group position and will autonomously redistribute based on the standing phases.
Figure 13 shows an example of a functional 3-phase current sharing group prior to the dropping of the Master (Product 1). Figure 14 illustrates the new 2-phase configuration after the Master phase is dropped. Product 2 becomes the new Master for current sharing. Product 1 supplying the SYNC clock continues to do so. The timing diagram is shown in Figure 15. After the Master phase is dropped the remaining two phases are redistributed and the phase displacement changes from 120° to 180°.

Phase Add
The phase that was previously dropped may be added back into the group as determined by the power management host. When the adding is performed, the event is coordinated with the active group products over the GCB bus and the previously inactive product is added back into the group. In this example, Product 1 (from figure 13) was made active and resumed the role of being Master. The phase offset of each group product was automatically redistributed from 180° to 120° - essentially the reverse action of Figure 14.

Dropped Phase and SYNC Clock
If the dropped device was supplying the SYNC clock it will continue to do so even though it has become inactive. If the device supplying the SYNC clock dropped from the group and is no longer capable of supplying the clock, the remaining members will detect the absence of SYNC and respond according to their fault spreading configuration. If a host or power system manager is monitoring SALERT, the PMBus can be read and the devices will respond with the appropriate fault management alarm as described in the PMBus Power System Mgt Protocol Specification – Part II.

Output Voltage at Phase Add/Drop
When adding or dropping a phase there will be a small deviation to the output voltage due to the droop change. Since the effective droop value for the whole group is maintained the individual droop of each phase must change. For example in a sharing group of four phases and an effective droop of 0.25 mΩ, each phase has an individual droop of 1 mΩ. When dropping one of the phases the individual droop of the still active products is maintained at 1 mΩ for a short period of time, resulting in an actual effective droop of 0.33 mΩ. Figure 16 shows the example when the output current is 100 A, giving a deviation of 8 mV. When adding a phase back to the group there will be a deviation due to the same
reason but in that case the output voltage will increase instead of decrease. In any case, the deviation will always be within the voltage drop range defined by the configured total droop. Note that the output voltage is also affected by the load step that occurs for active devices during a phase add or drop.

NLR (Non Linear Response) thresholds can be set to a smaller value just above the ripple amplitude. When a phase is dropped the ripple amplitude will increase. In order to avoid spurious NLR activity the devices automatically adjust the NLR thresholds according to the ratio of active phases to total phases of the group:

\[ \text{Threshold}_{\text{Drop}} = \text{Threshold}_{\text{Config}} \times \frac{N_{\text{All}}}{N_{\text{Active}}} \]

where \( \text{Threshold}_{\text{Drop}} \) is the NLR inner threshold setting used when some group products are dropped. \( \text{Threshold}_{\text{Config}} \) is the NLR inner threshold setting configured for the group products. \( N_{\text{All}} \) is the total number of phases in the sharing group. \( N_{\text{Active}} \) is the number of phases active in the group (devices not faulted or intentionally deactivated).

\( N_{\text{All}} \) and \( N_{\text{Active}} \) are determined automatically from the group configuration parameters. No additional programming or configuration is required. Since the available thresholds are quantized to multiples of 0.5% of the configured output voltage, the next higher available threshold is used if the result of the above formula is fractional.

DLC Result Scaling (BMR 463/464/466 only)

For BMR 463/464/466 products variants which have DLC (Dynamic Loop Compensation) enabled, the result from the DLC algorithm should be scaled down based on the number of phases in the current sharing group. This is due to the output ripple levels being lower at parallel operation, which will cause the DLC algorithm to set a higher gain for the control loop.

See command AUTO_COMP_CONFIG in Appendix 2 for suggested scale levels.

Control Loop Design

When doing control loop analysis for a parallel rail, for example in Flex Power Designer tool, the total (external) output capacitance of the rail shall be divided by the number of devices. Consider the 3-phase example shown in Figure 17. This schematic is drawn symmetrically with identical phase filters. The number of capacitors to be entered in the Output Filter view of Flex Power Designer for this configuration should be according to Figure 18. Thus the total capacitance of the rail is divided by three in this case.
Figure 17. 3-phase current sharing example.

Figure 18. Output filter entered in Flex Power Designer tool for the current sharing example with three phases in figure 17.
Paralleling with Flex Power Designer

Introduction

Paralleling modules requires setting up a number of parameters. While this can be done manually by setting individual commands, it is significantly easier to use the Flex Power Designer software to quickly create parallel rails. The software is available for download at digitalpowerdesigner.com.

Creating a Parallel Rail

This section walks through creating a parallel rail using the Flex Power Designer. No hardware is required, but this walkthrough project can be loaded onto two BMR 463’s using the POL paralleling test board (ROA 128 5077).

Step 1. Open the Flex Power Designer and create a new project.

Step 2. Add a parallel rail and member phases. Right-click on the “Rails” item in the Configuration Browser.

After adding the rail, add the phases. In the “Select Product:” field, select a BMR 463 device. Then click the “Add Parallel device” button to add another phase. For this example, we set the addresses of the phases to 0x58 and 0x59, which are the first two addresses on the POL parallel test board.

Step 3. Now that the parallel rail is defined, we just need to configure its settings. First, while droop is usually configured automatically, you may optionally change the droop, which is automatically calculated evenly across phases and adjusted during phase add/drop events.

Step 4. Outside of the optional droop setting, all we need to set in this example is the Rail’s VSET resistor, which is 3.3V (the POL parallel board default across all phases). The setting is found on the ‘Basic’ configuration tab as shown in Figure 24. You may also configure custom voltages, timing, and fault settings here as well.
After the board is powered and connected, ensure that the CTRL switch is off before loading configuration. To load the project configuration to devices, use the ‘Write Project to RAM & Store to NVM’ button in the toolbar.

**Paralleling Made Simple**

The previous example only took a few steps with an entirely new project. This is because the software automatically sets the commands required for parallel operation. You can see which commands have been automatically set by either going to the registers tab, or by going to the Export menu and previewing the commands sent to the parallel rail.

A full explanation of the automatically set commands is provided in Appendix I.

---

**Figure 24.** Setting the default voltage expected from the VSET pin. PMBus set voltages/faults/timings can also be set on this tab.

**Step 4.** If you are going through this walkthrough with a POL parallel test board, you can load the project onto the devices. Setup the board as shown in Figure 25 below, then power it and connect the USB-PMBus Adapter to the board.

**Figure 25.** POL parallel test board setup for this example - two BMR463 modules at addresses 0x58 and 0x59.
Layout considerations

The PWB layout and placement of input and output capacitances should be made as symmetrical as possible between the products in a current sharing group, as illustrated in Figure 26. This is to minimize loadline differences, improve ripple cancelation and even-up the control loop response of each phase. For the same reason VIN, VOUT and GND connections should be as low impedance as possible.

Each product in a current sharing group must use the same point of output voltage remote sense. It is recommended that the traces for the voltage sense lines are routed as a differential pair in order to minimize the sensitivity to disturbances.

Figure 26. Layout principles, two products.
Appendix 1: Parallel settings
Automatically configured by Flex power designer

The Flex Power Designer software automatically does the following steps when setting up a parallel rail. These steps are done across all devices in the parallel rail unless otherwise noted. If one is configuring modules without Flex Power Designer, these steps should serve as a checklist.

BMR 463, 464 and 466
More details regarding the steps below are provided in Appendix 2.

1. Enable ramp-down during disable (i.e. Set bit 0 in ON_OFF_CONFIG to 0).
2. Disable crowbarring from occurring during an OV_FAULT (i.e. Set bit 7 in OVUV_CONFIG to 0).
3. Enable Alternate Ramp Control (i.e. Set bit 2 in MFR_CONFIG to 1).
4. Enable a Minimum Duty Cycle of FSW/256 (i.e. In USER_CONFIG, set bit 13 to 1, and set bits 15:14 to 00).
5. Designate and configure SYNC source for the group. By default, the software configures the master phase to output SYNC, and slave phases to be SYNC inputs (affects MFR_CONFIG bit 0, USER_CONFIG bits 6:5).
6. Disable Precise Ramp Up Delay (if applicable to the product model used, i.e. set bit 7 MISC_CONFIG to 1).
7. In ISHARE_CONFIG,
   - Assign the same “group number” setting.
   - Enumerate the member position across phases, the master phase will be set to Member Position 1.
   - Assign the same “number of devices” setting.
8. Ensure that the TON_DELAY and TOFF_DELAY times for the Master are at least 10 ms greater than the corresponding delay parameters of each Slave, with a minimum required delay of 15ms. Delay parameters must be greater than 5 ms. Delay parameters should be the same value across all slave phases. If using tracking, please see AN310 for more information on how TON_DELAY and TOFF_DELAY should be set.
9. Set Broadcast Enable and Broadcast Margin to both be enabled (i.e. Set bits 15 & 14 in MISC_CONFIG to 1).
10. Ensure that the GCB_ID (set in GCB_CONFIG) and IShare GCB ID (set in ISHARE_CONFIG) is set to the same value across all devices.
11. Set INTERLEAVE to all 0’s. In cases where custom phase-spreading is needed, this value should be changed as described in AN309.
12. Disable adaptive deadtime algorithm and set a fixed deadtime (DEADTIME, DEADTIME_CONFIG).
13. If it is a current sharing rail, scale down DLC result in AUTO_COMP_CONFIG according to Appendix 2.
14. Ensure that the following values are the same across all phases. The software ensures these values are the same by restricting the user from changing values on individual phases.
   - Ramp Timing (TON_RISE & TOFF_FALL).
   - Fault Thresholds and Responses.
   - Droop/Loadline resistance settings (VOUT_DROOP).
   - Compensation-related parameters (PID_TAPS, NLR_CONFIG, AUTO_COMP_CONFIG).
   - Broadcast Group (GCB_CONFIG).
   - INTERLEAVE.
   - Switching Frequency (FREQUENCY_SWITCH).

BMR 465 and BMR 467

1. For each device, disable ramp-down during disable (ON_OFF_CONFIG[0] = 1).
2. For each device, ensure output OV fault crowbar function is disabled (OVUV_CONFIG[7] = 0).
3. Designate and configure SYNC source for the group. By default, the software configures the master product to output SYNC (MFR_USER_CONFIG[2:1] = 01) and slave products to be SYNC inputs (MFR_USER_CONFIG[2:1] = 10).
4. In GCB_CONFIG:
   - For each device, ensure that the GCB ID by GCB_CONFIG[12:8] is set to the same value.
   - Enumerate the phase ID across products according to GCB_CONFIG[15:13] = Position - 1.
     The master's Position shall be equal to 1 (hence for the master GCB_CONFIG[15:13] = 1 - 1 = 0). The Position of the slave devices shall be 2, 3, .. and so on.
   - For each device, assign the total number of phases according to GCB_CONFIG[3:0] = (2 x number of devices) - 1.

5. For each device, enable broadcast OPERATION function by GCB_GROUP[13] = 1. Also ensure that broadcast OPERATION Group ID by GCB_GROUP[12:8] is set to the same value across all devices in the current sharing group.

6. For each device, enable broadcast VOUT_COMMAND function by GCB_GROUP[21] = 1. Also ensure that broadcast VOUT_COMMAND Group ID by GCB_GROUP[20:16] is set to the same value across all devices in the current sharing group.

7. For each device, set INTERLEAVE to all 0's. In cases where custom phase-spreading is needed, this value should be changed as described in AN309.

8. For each device, set all fault response commands to 0x80, i.e. function “disable, no retry”. This change is not required, but recommended in order to have command values that reflects the actual functionality. Because in parallel operation the response function “disable, no retry” will always be used, regardless of the settings of the response commands.

9. Ensure that the following values are the same across all devices. (The Flex Power Designer ensures these values are the same by restricting the user from changing values on individual devices):
   - Delay times (TON_DELAY, TOFF_DELAY)
   - Ramp times (TON_RISE, TOFF_FALL)
   - Fault thresholds and responses
   - Droop/Loadline resistance settings (VOUT_DROOP)
   - Control loop parameters (ASCR_CONFIG)
   - Switching Frequency (FREQUENCY_SWITCH)
Appendix 2: Parallel Command Reference for BMR 463/464/466

The tables below give a detailed description of the configurations required by or related to current sharing modules. Refer to AN302 for a detailed specification of each command.

GCB_CONFIG

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:13</td>
<td>Reserved</td>
<td>These bits are not used and should be set to 0.</td>
</tr>
<tr>
<td>12:8</td>
<td>Broadcast Group</td>
<td>Typically set to 0 for all devices. For a current sharing group that shall be enabled by the PMBus, the Broadcast Group value must be set the same of each product in the group. If there are other products connected to the same GCB bus, they must also have the same Broadcast Group if any sequencing of fault-spreading functions are used. For more information, see section Broadcast Enable and Margining.</td>
</tr>
<tr>
<td>7:6</td>
<td>Reserved</td>
<td>These bits are not used and should be set to 0.</td>
</tr>
<tr>
<td>5</td>
<td>GCB TX Inhibit</td>
<td>Set this bit to 0 (default value) for each product in the group to enable GCB communication.</td>
</tr>
<tr>
<td>4:0</td>
<td>GCB ID</td>
<td>Sets the rail’s GCB ID for sequencing and fault spreading. Assign the same rail GCB ID to each product in the current sharing group. If there are other non-current sharing products connected to the same GCB bus, make sure that those rails have a unique rail GCB ID. This ID value must be the same as the IShare GCB ID set in ISHARE_CONFIG.</td>
</tr>
</tbody>
</table>

Examples:

- GCB_CONFIG = 0x0000  GCB_ID = 0, Broadcast Group = 0
- GCB_CONFIG = 0x0407  GCB_ID = 7, Broadcast Group = 4
### ISHARE_CONFIG

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:8</td>
<td>IShare GCB ID</td>
<td>Set to the same GCB ID as in GCB_CONFIG for each product in the current sharing group.</td>
</tr>
<tr>
<td>7:5</td>
<td>Number of Member</td>
<td>For each product in the current sharing group, set to the number of products in the group - 1. Example: 3 products in the group use 3 – 1 = 2.</td>
</tr>
<tr>
<td>4:2</td>
<td>Member position</td>
<td>Defines position of product in the group. The master with position 1 is assigned value 0 and the slaves are assigned values 1, 2, 3, ...</td>
</tr>
<tr>
<td>1</td>
<td>Reserved</td>
<td>This bit is not used and should be set to 0.</td>
</tr>
<tr>
<td>0</td>
<td>IShare control</td>
<td>Set this bit to 1 for each product in the current sharing group. This enables current sharing.</td>
</tr>
</tbody>
</table>

Examples:
- ISHARE_CONFIG = 0x0721  GCB_ID = 7, Position 1 in a group of 2 products
- ISHARE_CONFIG = 0x0725  GCB_ID = 7, Position 2 in a group of 2 products

### USER_CONFIG

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:13</td>
<td>Minimum Duty Cycle</td>
<td>The minimum allowable duty cycle must be enabled to ensure that each phase starts the turn-on ramp with the same pulse width. For each product in the group, enable a minimum duty cycle of FSW / 256, i.e. bits 15:13 = 001.</td>
</tr>
<tr>
<td>12</td>
<td>Alternate Ramp Down</td>
<td>Set according to system design requirements. Normally set to 0 for each product in the current group (default value).</td>
</tr>
<tr>
<td>11</td>
<td>SYNC Time-out Enable</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>PID Feed-forward Control</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Fault spreading mode</td>
<td>If fault spreading shall be used for the current sharing rail, set this bit to 1 for each product in the current sharing group.</td>
</tr>
<tr>
<td>7</td>
<td>Reserved</td>
<td>This bit is not used and should be set to 0.</td>
</tr>
<tr>
<td>6</td>
<td>Sync Input Mode</td>
<td>For each product in the current sharing group, except the one that possibly will be used to generate sync clock, this bit shall be set to 1 (force the SYNC pin to be input). For a product that shall be used to output sync clock this bit shall be set to 0.</td>
</tr>
</tbody>
</table>
Sync Output Control
Set to 1 for products in the current sharing group that shall be used to output sync clock from the SYNC pin. Make sure the SYNC Output Mode bit in MFR_CONFIG is set according to the system design requirements for these products. For each product in the group that uses the SYNC pin as an input the Sync Output Control bit shall be set to 0 (default).

Reserved
Set to 0 for each product in the current group (default value).

OFF low-side control

Standby Mode
Monitoring must be enabled for all products in the current sharing group (bits 1:0 = 01 = default value). This ensures that the firmware is initialized prior to enabling the output voltage.

### Examples:

- **USER_CONFIG = 0x2031**  
  SYNC pin as clock output, fault spreading disabled
- **USER_CONFIG = 0x2051**  
  SYNC pin as clock input, fault spreading disabled
- **USER_CONFIG = 0x2151**  
  SYNC pin as clock input, fault spreading enabled

### MFR_CONFIG

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15:11</td>
<td>Current Sense Blanking Delay</td>
<td>This delay parameter controls the blanking time (ns) after switching the top or bottom FET, preventing switch noise from disturbing the current measurement circuit. Normally the default value used for each product will be enough but in some applications an increased value might be needed.</td>
</tr>
<tr>
<td>10:8</td>
<td>Current Sense Fault Count</td>
<td>Set according to system design requirements. Normally the default values shall be used for each product in the current sharing group.</td>
</tr>
<tr>
<td>7:6</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>5:4</td>
<td>Current Sense Control</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>NLR During Ramp</td>
<td>Shall be set to 0 (default) for each product in the current group.</td>
</tr>
<tr>
<td>2</td>
<td>Alternate Ramp Control</td>
<td>Shall be set to 1 (alternate ramp enabled) for each product in the current sharing group.</td>
</tr>
<tr>
<td>1</td>
<td>PG Pin Output Control</td>
<td>Set according to system design requirements.</td>
</tr>
<tr>
<td>0</td>
<td>SYNC Pin Output Control</td>
<td>Set according to system requirements (open drain or push-pull output) for products in the group that is configured to output sync clock. For products using the SYNC pin as input this bit can be set to either 0 or 1.</td>
</tr>
</tbody>
</table>

### Examples:

- **MFR_CONFIG = 0x8F14**  
  SYNC pin output as open-drain
- **MFR_CONFIG = 0x8F15**  
  SYNC pin output as push-pull
If the Current Sense Blanking Delay, \( \text{BlankDelay} \), is increased the read READ\_IOUT value will be affected by a small offset. To compensate for this the existing IOUT\_CAL\_OFFSET value can be changed according to the approximate formula below (it is assumed that bits 5:4 Current Sense Control is unchanged = down slope sense).

\[
IOUT\_\text{CAL\_OFFSET}_{\text{NEW}} = IOUT\_\text{CAL\_OFFSET}_{\text{OLD}} - \frac{V_{OUT} \times (\text{BlankDelay}_{\text{NEW}} - \text{BlankDelay}_{\text{OLD}})}{2 \times L}
\]

Where \( L \) = Output inductor value of the product (model dependent).

### MISC\_CONFIG

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Broadcast Margin</td>
<td>If broadcast margining or enable shall be used (see GCB_CONFIG) for the current sharing group these bits must be set accordingly. The same setting must be used for each product in the group. Note that Broadcast Enable can be used only when PMBus on/off control is used. If using on/off control by the CTRL pin, the CTRL pin of each product in the group must be connected to the enable signal.</td>
</tr>
<tr>
<td>14</td>
<td>Broadcast Enable</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Phase Enable Select</td>
<td>Shall be set to 1 (= phase add/drop by PHASE_CONTROL command) for each product in the current sharing group.</td>
</tr>
<tr>
<td>12:9</td>
<td>Reserved</td>
<td>Set according to system design requirements. Normally set to 0 for each product in the current group (default value).</td>
</tr>
<tr>
<td>8 *</td>
<td>IOUT_OMEGA_OFFSET calibration</td>
<td>If Precise Ramp-Up Delay is supported by the product used, this bit shall be set to 1 (=Precise Ramp-up Delay disabled) for each product in the current sharing group.</td>
</tr>
<tr>
<td>7 *</td>
<td>Precise Ramp-Up Delay</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Diode Emulation</td>
<td>Set according to system design requirements. Normally the default values shall be used for each product in the current sharing group. Diode Emulation and Adaptive Frequency is not supported with current sharing and shall be disabled.</td>
</tr>
<tr>
<td>5:3</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Minimum GL Pulse</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Snapshot</td>
<td></td>
</tr>
<tr>
<td>0 *</td>
<td>Adaptive Frequency</td>
<td></td>
</tr>
</tbody>
</table>

* These bits are not supported by some product models, see AN302 or Flex Power Designer.

Examples:
- MISC\_CONFIG = 0x2082 No broadcast functions
- MISC\_CONFIG = 0x6082 Broadcast Enable activated
- MISC\_CONFIG = 0xA082 Broadcast Margining activated
DEADTIME_CONFIG

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>H-L Deadtime Mode</td>
<td>Set to 1 in order to disable the adaptive deadtime algorithm.</td>
</tr>
<tr>
<td>14:8</td>
<td>Min Deadtime H-L</td>
<td>Not applicable when the adaptive deadtime algorithm is disabled.</td>
</tr>
<tr>
<td>7</td>
<td>L-H Deadtime Mode</td>
<td>Set to 1 in order to disable the adaptive deadtime algorithm.</td>
</tr>
<tr>
<td>6:0</td>
<td>Min Deadtime L-H</td>
<td>Not applicable when the adaptive deadtime algorithm is disabled.</td>
</tr>
</tbody>
</table>

Example:
DEADTIME_CONFIG = 0x8080  Adaptive deadtime algorithm disabled for both H-L and L-H deadtimes

DEADTIME

<table>
<thead>
<tr>
<th>Product</th>
<th>H-L Deadtime (Bits 15:8)</th>
<th>L-H Deadtime (Bits 7:0)</th>
<th>DEADTIME</th>
</tr>
</thead>
<tbody>
<tr>
<td>BMR 463 xxx2 / xxx</td>
<td>30 ns</td>
<td>12 ns</td>
<td>0x1E0C</td>
</tr>
<tr>
<td>BMR 463 xxx6 / xxx</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BMR 463 xxx8 / xxx</td>
<td>24 ns</td>
<td>12 ns</td>
<td>0x180C</td>
</tr>
<tr>
<td>BMR 463 xxx9 / xxx</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BMR 464 xxx2 / xxx</td>
<td>30 ns</td>
<td>20 ns</td>
<td>0x1E14</td>
</tr>
<tr>
<td>BMR 464 xxx8 / xxx</td>
<td>24 ns</td>
<td>20 ns</td>
<td>0x1814</td>
</tr>
<tr>
<td>BMR 466 8x04 / xxx</td>
<td>24 ns</td>
<td>20 ns</td>
<td>0x1814</td>
</tr>
</tbody>
</table>

Example:
DEADTIME = 0x1E0C  H-L deadtime = 30 ns, L-H deadtime = 12 ns

VOUT_COMMAND

Each current sharing phase must be set to the same output voltage. Since the droop/current sharing algorithm will need headroom to adjust the output voltage, it is recommended to keep VOUT_COMMAND below 0.96 x VOUT_MAX.

The user might want to increase the nominal output voltage by an offset in order to compensate for the load-line droop. Typically an offset magnitude of $0.5 \times I_{MAX} \times R_{DROOP}$ would be used.

VOUT_TRIM

Writing this command will have no effect for products in a current sharing group since the command is used by the current sharing algorithm. The Master phase will always retain a zero VOUT_TRIM value, while each Slave phase will adjust its VOUT_TRIM value until all phases carry equal load current.
**VOUT_CAL_OFFSET**

The VOUT_CAL_OFFSET parameter contains a calibration value from production and should not be changed. If an offset voltage is desired to overcome the effects of droop, the value of VOUT_COMMAND should be adjusted.

**VOUT_DROOP**

Droop resistance is used as part of the current sharing algorithm. Each product in the group shall be assigned the same VOUT_DROOP value, which will be the effective droop (or loadline) of the whole group. Since the total current is shared between the products in the group, the droop of each individual phase will be set higher than the configured VOUT_DROOP value.

Example for a current sharing group with four products:

| VOUT_DROOP value assigned to all four products | 0.25 mV/A |
| Effective Vout Droop (loadline of the group output) | 0.25 mV/A |
| Individual Vout Droop Per Phase (when all phases active) | 0.25 x 4 = 1.0 mV/A |

The assigned effective droop is maintained even when phases are added or dropped which means the individual droop of each phase is automatically adjusted.

It is recommended to assign a VOUT_DROOP value that gives an individual droop between 0.5 and 1.5 mV/A per phase. In general current sharing balance is improved with higher droop. A too high droop may cause instability at high loads. The highest possible droop for stable operation decreases as temperature and output load increases. The graphs in Figure A1 and Figure A2 show the recommended maximum individual droop per phase vs output voltage and maximum output current, assuming operation at a maximum temperature of +95°C.

In order not to affect the configured over current protection (OCP) threshold; the maximum output current used when defining maximum droop should be equal to the configured OCP threshold.
TON_DELAY

For each Slave phase the TON_DELAY parameter shall be set equal to 5 ms or higher. For the Master phase TON_DELAY shall be set at least 10 ms higher than the TON_DELAY value used for each Slave phase. The resulting delay times used for the common output will be the one set for the Master phase.

TOFF_DELAY

Same configurations rules as for TON_DELAY.

TON_RISE, TON_FALL

The TON_RISE and TON_FALL values must be equal for each phase in the group. For a current sharing group there is an upper limit to the ramp time that can be used. The limit will depend on the used switch frequency, input voltage and output voltage. Figure A3 shows the approximate maximum ramp time when considering the whole input voltage range 4.5-14 V. It is recommended to use ramp times in the range 5 to 10 ms.

![Max ramp time vs output voltage and switch frequency.](image)

FREQUENCY_SWITCH

If the current sharing group uses an external clock, the FREQUENCY_SWITCH value shall be set to the frequency value of the external clock. The FREQUENCY_SWITCH value shall be equal for each product in a current sharing group.

ON_OFF_CONFIG

The configuration of ON_OFF_CONFIG must be equal for each product in a current sharing group. Ramping down the output at turn-off is mandatory which means bit 0 in ON_OFF_CONFIG must be set to 0. Note that if enabling by the PMBus is used, Broadcast Enable must be activated in MISC_CONFIG and GCB_CONFIG.

Examples:

<table>
<thead>
<tr>
<th>ON_OFF_CONFIG</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x16</td>
<td>Enable by CTRL pin, active high polarity, ramp down at turn-off</td>
</tr>
<tr>
<td>0x14</td>
<td>Enable by CTRL pin, active low polarity, ramp down at turn-off</td>
</tr>
<tr>
<td>0x1A</td>
<td>Enable by PMBus command OPERATION, ramp down at turn-off</td>
</tr>
</tbody>
</table>

Figure A3. Max ramp time vs output voltage and switch frequency.
OVUV_CONFIG

For products in a current sharing group the crowbar function must be turned off, i.e. bit 7 in OVUV_CONFIG must be cleared.

Example:

$$\text{OVUV\_CONFIG} = 0x0F$$

POWER_GOOD_DELAY

In order for the transition of compensator coefficients (see section Ramp Behavior) to not occur before ramp-up has finished, the POWER_GOOD_DELAY value should fulfill the equation below.

$$\text{POWER\_GOOD\_DELAY} > 1.3 \times \text{TON\_RISE} \times \left( \frac{\text{VOUT\_COMMAND} - \text{POWER\_GOOD\_ON}}{\text{VOUT\_COMMAND}} \right)$$

The POWER_GOOD_DELAY value shall be equal for each product in the group.

AUTO_COMP_CONFIG

The AUTO_COMP_CONFIG value shall be equal for each product in the current sharing group.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Purpose</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:4</td>
<td>DLC Result Scaling</td>
<td>Set according to system design requirements. For current sharing rails, as a start value the following scaling levels are suggested:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 phases: 40%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 phases: 30%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 or 5 phases: 20%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>6, 7 or 8 phases: 10%</td>
</tr>
<tr>
<td>3</td>
<td>Power Good Assertion</td>
<td>Set according to system design requirements. It is recommended to set this bit to 1 (default), i.e. assert PG after DLC algorithm has finished, due to the variation of the time the DLC algorithm takes.</td>
</tr>
<tr>
<td>2</td>
<td>DLC Result Store</td>
<td>Set according to system design requirements.</td>
</tr>
<tr>
<td>1:0</td>
<td>DLC Mode</td>
<td>Set to 00 (DLC disabled) or 01 (DLC algorithm once after ramp). Repetition of DLC algorithm every second or minute shall not be used for current sharing groups.</td>
</tr>
</tbody>
</table>

Example:

$$\text{AUTO\_COMP\_CONFIG} = 0x49$$

50% DLC scaling, Assert PG after DLC, Do not store DLC to RAM, Perform DLC algorithm after ramp
Formed in the late seventies, Flex Power Modules is a division of Flex that primarily designs and manufactures isolated DC/DC converters and non-isolated voltage products such as point-of-load units ranging in output power from 1 W to 700 W. The products are aimed at (but not limited to) the new generation of ICT (information and communication technology) equipment where systems' architects are designing boards for optimized control and reduced power consumption.